(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 21 June 2001 (21.06.2001)

PCT

(10) International Publication Number WO 01/44900 A2

(51) International Patent Classification?:

G06F 1/00

(21) International Application Number: PCT/EP00/12441

(22) International Filing Date: 7 December 2000 (07.12.2000)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 09/466,392

17 December 1999 (17.12.1999) US

(71) Applicant: KONINKLIJKE PHILIPS ELECTRON-ICS N.V. [NL/NL]: Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors: FLEMING, George, S.; Prof. Holstlaan 6. NL-5656 AA Eindhoven (NL). OSTLER, Farrell, L.: Prof. Holstlaan 6. NL-5656 AA Eindhoven (NL). DAGHER, Antoine, F.; Prof. Holstlaan 6. NL-5656 AA Eindhoven (NL).

- (74) Agent: DE JONG, Durk, J.; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (81) Designated States (national): JP, KR.
- (84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

Published:

 Without international search report and to be republished upon receipt of that report.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SIMPLE ALGORITHMIC CRYPTOGRAPHY ENGINE

7O 01/44900 A2

(57) Abstract: A processor architecture and instruction set is provided that is particularly well suited for cryptographic processing. A variety of techniques are employed to minimize the complexity of the design and to minimize the complexity of the interconnections within the device, thereby reducing the surface area required, and associated costs. A variety of techniques are also employed to ease the task of programming the processor for cryptographic processes, and to optimize the efficiency of instructions that are expected to be commonly used in the programming of such processes. In a preferred low-cost embodiment, a single-port random-access memory (RAM) is used for operand storage, few data busses and registers are used in the data-path, and the instruction set is optimized for parallel operations within instructions. Because cryptographic processes are characterized by operations on wide data items, particular emphasis is placed on the efficient processing of multi-word operations, including the use of constants having the same width as an instruction word. A simplified arithmetic unit is provided that efficiently supports the functions typically required for cryptographic operations with minimal overhead. A microcode-mapped instruction set is utilized in a preferred embodiment to facilitate multiple parallel operations in each instruction cycle and to provide direct processing control with minimal overhead.

PCT/EP00/12441 WO 01/44900

. 1

Simple algorithmic cryptograp iy engine

BACKGROUND OF THE INVENTION

1. Field of the Invention

5

10

15

20

25

This invention relates to the field of processing systems, and in particular to a processor for use in a cryptographic system

2. Description of Related Art

The use of cryptography for encoding electronic content material continues to increase. In the entertainment field, digital audio and video recordings are encrypted to protect the material from unauthorized copying. In the communications field, documents are encrypted to prevent unauthorized viewing, and encrypted certificates are used to verify the authenticity of a document.

A number of standards have been adopted or proposed for encrypting copyright content material, or security items such as tickets that are associated with access to the copyright content material, each time the material is transferred from one device to another. For example, when a "compliant" CD-recorder creates a CD that contains a copy of copy-protected material, the recording will be cryptographically protected so that only a "compliant" CD-player will be able to render the material. "Compliant" devices are devices that enforce the adopted standard. If the original copy-protected content material has a "copyonce" copy limitation, the compliant CD-recorder will cryptographically mark the copy of this original with a "copy-never" notation. A compliant CD-recorder will recognize this "copy-never" notation and will not create a copy of this copy. If the material is copied by a non-compliant recorder, it will not contain the appropriate cryptographic item, and a compliant recorder or playback device will not record or render this copied material.

Standards have also been adopted for encrypting, signing, and authenticating transmitted content material, such as e-mail documents and attachments. The content material may be encrypted, and/or a cryptographically secure item may be attached to the content material that identifies the source of the content material. The secure item is attached, or "bound", to the material in such a manner that a decryption of the secure item will identify whether the content material has been modified since it was originally transmitted.

PCT/EP00/12441 WO 01/44900

2

The above examples of the increased use of encryption and decryption techniques, and in particular the increased use of cryptographic signing and verification and access ticketing, necessitates the inclusion of encrypting or decrypting devices in a variety of electronic devices. Every compliant audio or video recording or playback device, including both stationary and portable devices, must contain a means for processing or exchanging keys or other secure items, and generally must contain a cryptographic signing or verification device, or both. Every e-mail transmission or reception device, including multi-functioned devices such as cell-phones, will be expected to contain a signing or verification device, or both. Thus, a need exists for a processing device that facilitates cryptographic signing, verification, and key processing in a variety of systems.

Although a custom designed circuit may be the least costly embodiment of a device that implements an encryption or decryption process for digital signing, verification and other authentication tasks, the evolving nature of cryptography introduces the risk that the embodied algorithm will become obsolete. A general-purpose programmable processor will allow the embodied algorithm to change as cryptographic techniques change, but will not necessarily be economically feasible for inclusion in every device that requires cryptographic capabilities. A low-cost general-purpose processor may not achieve the performance goals expected on a real-time authentication process, for example, and auxiliary devices or a higher-speed processor may be required, at an increased cost. Even if the cost objectives can be met by a low-cost processor and auxiliary devices, the physical constraints of the containing system, such as a cell phone, may preclude the use of these auxiliary devices.

BRIEF SUMMARY OF THE INVENTION

5

10

15

20

25

30

It is an object of this invention to provide a programmable processing system that facilitates cryptographic authentication. It is a further object of this invention to provide a cryptographic processing system that is optimized for common encryption and decryption utility functions. It is a further object of this invention to provide a low-cost cryptographic processing system.

These objects, and others, are achieved by providing a processor architecture and instruction set that is particularly well suited for cryptographic processing. A variety of techniques are employed to minimize the complexity of the design and to minimize the complexity of the interconnections within the device, thereby reducing the surface area required, and associated costs. A variety of techniques are also employed to ease the task of programming the processor for cryptographic processes, and to optimize the efficiency of

3

instructions that are expected to be commonly used in the programming of such processes. In a preferred low-cost embodiment, a single-port random-access memory (RAM) is used for operand storage, few data busses and registers are used in the data-path, and the instruction set is optimized for parallel operations within instructions. Because cryptographic processes are characterized by operations on wide data items, particular emphasis is placed on the efficient processing of multi-word operations, including the use of constants having the same width as an instruction word. A simplified arithmetic unit is provided that efficiently supports the functions typically required for cryptographic operations with minimal overhead. A microcode-mapped instruction set is utilized in a preferred embodiment to facilitate multiple parallel operations in each instruction cycle and to provide direct processing control with minimal overhead.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention is explained in further detail, and by way of example, with reference to the accompanying drawings wherein:

- FIG. 1 illustrates an example block diagram of a data path architecture for a cryptographic processing system in accordance with this invention.
- FIG. 2 illustrates an example pair of instruction set formats for a cryptographic processing system in accordance with this invention.
- FIG. 3 illustrates an example block diagram of a control path architecture for a cryptographic processing system in accordance with this invention.
- FIG. 4 illustrates an example block diagram of a microinstruction mapping for a cryptographic processor in accordance with this invention.

Throughout the drawings, the same reference numerals indicate similar or corresponding features or functions. Throughout the following description, reference numerals between 100 and 199 refer to items introduced in FIG. 1; reference numerals between 200 and 299 refer to items introduce in FIG. 2; reference numerals between 300 and 399 refer to items introduced in FIG. 3, and reference numerals between 400 and 499 refer to items introduced in FIG. 4.

DETAILED DESCRIPTION OF THE INVENTION

This invention is based on the observation that cryptographic operations, such as digital signing and verification, public-private key exchange processes, and so on, typically involve large data variables, but relatively simple arithmetic operations. A common

10

15

20

25

algorithm for authentication systems is Digital Signature Algorithm (DSA). Another common algorithm that has been proposed as a standard (ANSI X9.62) for digital signing and verification is the Elliptic Curve Digital Signature Algorithm (ECDSA). This algorithm, as incorporated in the Digital Transmission Content Protection system (DTCP) has been adopted for inclusion in digital audio and video products equipped with IEEE-1394 connections. The ECDSA is particularly well suited for a low-cost embodiment, because the use of elliptical curves involves the simple mathematical operations of addition, subtraction, multiplication, and inversion.

5

10

15

20

25

30

The size of the data variable used for digital signing and verification is large, typically 160 or 320 bits wide. A 32-bit wide data word size is used in a preferred embodiment, to evenly divide the data item into five or ten words. The selected data word size is a design tradeoff: a larger word size requires additional wiring and routing, and a smaller word size requires additional word operations per data item. Recognizing that a wide data word incurs significant wiring and routing overhead, the data flow and control structure in accordance with this invention is significantly limited compared to conventional processing systems.

In a preferred embodiment, a single ROM for instructions and constants and a single RAM for variables are preferred, to minimize circuit complexity and routing. Because the data constants are preferably the same size as the data word, and are preferably stored in the same ROM as the instructions, the instruction word size in a preferred embodiment is equal to the data word size.

The aforementioned simple mathematical operations on the data items suggests a minimal number of required instructions, whereas an instruction word size that equals a data word size suitable for wide data items allows for a large number of different instructions. Recognizing that speed of processing is important, the 32 bits available for each instruction are structured in accordance with this invention to allow for multiple parallel operations within each instruction.

FIG. 1 illustrates an example block diagram of a data flow architecture 100 of a processing system in accordance with this invention. As can be seen by the simplicity of this block diagram, the processing system is optimized for minimal routing complexity, as compared to conventional 32-bit processing systems. Of significance, note that the arithmetic-unit (AU) 110 comprises merely an adder 112 and two pre-op devices 114, 116. This simplicity provides a consistency of operation that facilitates parallel operations. Also of significance, note that the memory 120 is a single port RAM with a minimal output fanout.

5

This minimal fanout also provides a consistency of operation that facilitates parallel operations, as well as providing a minimization of data routing paths. In like manner, the registers 130, 140 are configured with a single input, from the output 111 of the AU 110, and limited output. The contents of the address registers 130 for example, are provided solely for addressing the RAM 120, and cannot be provided as an input to the AU 110, or any other processing devices, as would typically be common in a conventional processor design. The registers 140 do not provide an output per se, but are used, as discussed further below, to provide condition bits for controlling repetitive operations, such as multiplication. This restricted use of registers 130, 140 minimizes the routing of interconnections required for each register, and allows the registers 130, 140 to be optimally sized for the function served. For example, the address registers 140 need only be wide enough to span the address range of the memory 120, while the scan registers 140 need only be wide enough to contain the relevant control flags.

The efficiency and effectiveness of the architecture 100 is best illustrated with regard to FIG. 2, which illustrates two example instruction formats 201, 202 in accordance with this invention. As can be seen, the instruction formats 201, 202 have a large number of common instruction fields. Because relatively few instruction types are required for cryptographic processing, a preferred embodiment of an instruction set comprising 32 bits for each instruction includes the use of multiple fields within each instruction, discussed below, to effect parallel operations within each instruction. These multiple fields would not be available in a conventional narrow-word instruction set embodiment that is configured to support the relatively few instruction types, or would be infeasible for inclusion in a wideword instruction set embodiment that is configured to support a large number of instruction types.

The instruction format field 210 identifies the particular format used for the instruction, and provides the distinction between the illustrated formats 201, 202 and others. In a preferred embodiment, three bits are provided, thereby supporting up to eight different formats. In accordance with this invention, the eight different formats will exhibit a strong correlation of instruction bits, to simplify the decoding of instruction fields. Select fields are common to each of the different formats, so that commonly utilized parallel operations can be performed regardless of the format type. For example, in a preferred embodiment, the fields 230, and 240 are common to each format type, so that the operation implied by the value in each field 230, and 240, the control and selection of a memory access, can be effected during each instruction cycle, regardless of the particular instruction that is being

10

15

20

25

ų

5

10

15

20

25

30

performed. Other commonly used fields, such as fields 212 and 214 are also included in each instruction format. Also, as discussed further below with regard to FIG. 4, fields that are unavailable within a given format default to a relatively consistent and predictable state, thereby providing a further functional similarity among instructions regardless of format.

6

The "k follows" field 212 is used to signal that the following "instruction" contains a constant, or data-item, k. The use of this field 212 provides at least two advantages: it allows the constant k that is contained in the next instruction to occupy the entire instruction word size (in a preferred embodiment, 32 bits), and, it allows this value k that is contained in the next instruction to be loaded into the register r0 at the next instruction cycle. In a conventional fixed-instruction size processing system, a bit is typically set aside in both the instruction word and the constant word to distinguish between the two, thereby limiting the size of the constant word to one bit less than the full instruction width. Not illustrated, alternative formats are provided that contain a "constant" field within the instruction; in these formats, the constant k that is provided is less than 32 bits, and the unspecified higher-order bits associated with a 32-bit constant value of k are either zero-filled or sign-extended, depending upon the particular format. These foreshortened values of k are typically provided as offset values for computing a memory address relative to a base address, or as a distance value for a relative branch instruction, specifying how far to branch from the current instruction location to reach the next intended instruction.

The "update flags" field 214 is used to identify whether or not to modify the condition flags associated with the processing system when this instruction is executed. Copending U.S. patent application "Branch Instructions with Decoupled Condition and Address", serial number 09/466,405, filed 17.12.1999, incorporated by reference herein, discloses the decoupling of condition evaluations from branch instructions, and other conditional instructions, including the express identification of when condition flags should be saved for subsequent use in a conditional instruction. When the field 214 contains an affirmative value, the conventional system flags 118 of FIG. 1, such as carry, zero, and even, and other condition flags, discussed below, are saved, and not updated until another instruction contains an affirmative value in field 214.

The "memory access control" field 230 determines whether the memory 120 is accessed, and if so, whether it is accessed for a read operation or a write operation. As discussed above, the memory 120 is a single port memory, and the fanout of the memory 120 is limited, thereby allowing for a relatively simple memory access control. As also noted

above, the field 230 is common to all instructions, thereby allowing for a memory read or write in parallel with any other instruction.

7

The "address select" field 240 determines which input to the selector 180 is used to address the memory 120. The selected address may be an indirect address location IDA 185, the output 111 of the AU 110, an external address extA 188, or one of the address registers 130. As noted above, by providing the field 240 within all instructions, a memory select operation can be effected in parallel with any other instruction. It is also significant to note that there is no register element between the memory 120 and the AU 110, as would typically be found in a conventional processing system, thereby allowing the AU 110 to access memory items directly, without an intermediate "load register" instruction. The "addressed register change" field 242 operates in conjunction with the address select field 240, and allows for incrementing or decrementing the addressed register during the same instruction cycle that the memory contents at the incremented or decremented address is provided to the AU 110. Copending U.S. patent application "Circular Address Register", serial number 09/466,404, filed 17.12.1999, incorporated by reference herein, discloses a circular address register that is configured to allow for "circular increment" and "circular decrement" instructions that automatically adjust the pointer to the register to provide a circu'r addressing function. The addressed register change field 242 in a preferred embodiment of this invention includes states that effect the circular increment and decrement functions for each of the address registers 130, as determined by the address select field 240. As will be evident to one of ordinary skill in the art, the ability to circularly increment an address, provide the contents of the circularly incremented address to an AU, perform an arithmetic operation on the contents, store the result in a destination register (discussed below), and circularly increment another register (discussed below), all within a single instruction cycle, is particularly well suited for cryptographic and other applications involving multi-word data items.

Also note that the external address extA 188 allows an external processor to access the RAM 120 substantially independent of the processing system 100. That is, in a preferred embodiment of this invention, for example, a host system can be given access to the RAM 120 by setting the address select field to an appropriate value that selects the extA 188 input for addressing the RAM 120. The host system can then load data directly into the RAM 120, to the location addressed by extA 188, via the extDI input 187. This input data could be, for example, a hash value that is bound to an electronic document or ticket and a key that is used to encrypt this hash value to form a digital signature associated with the document or

10

15

20

PCT/EP00/12441 WO 01/44900

8

ticket. After loading the hash value and key, the processing system 100 regains access to the RAM, performs the appropriate cryptographic function to provide a corresponding digital signature, which will be located in the RAM 120. The host system is then again provided direct access to the RAM 120 via extA 188, whereupon the host system reads the digital signature from the RAM 120, from each location addressed by extA 188, via the data out port extDO 186. That is, in accordance with this aspect of the invention, by providing an external addressing access to the RAM 120, the processing system 100 need not directly support memory transfer functions.

The next four fields, "right operand pre-op" 250, "left operand pre-op" 252, "adder function" 260, and "nd select" 262 control the operation of the AU 110 and associated 10 components register r0 150 and selector 160. The left operand pre-op field 252 determines whether an addressed item in the memory 120 is to be used directly; if not, a zero is provided as the left operand input to the AU 110. In like manner, the nd select field 262 determines whether the output 111 of the AU 110, or a constant k 165, is provided as an input to the register r0 150. The right operand pre-op field 250 determines whether and how the contents 15 of the register r0 150 is provided as the right input to the AU 110. The right operand pre-op field 250 provides for a direct communication of the contents of the register r0 150 to the adder 112 (a "null" pre-operation), a left and right shifting of the contents of the register r0 150, or an inversion of the contents of the register r0 150, as a parallel operation during the execution of the instruction. As the name of the field implies, this parallel operation is 20 performed before the arithmetic operation specified in the instruction. The right operand preop field 250 also allows for a zero value to be supplied as the right input to the adder 112, thereby facilitating a transfer of a value md from the RAM 120 to another location in RAM 120, or to one of the registers 130, 140, 150. The adder function field 260 determines whether the addition of the left and right input to the AU includes an addition of a carry 25 value, or an inverted carry, or a constant 1. Thus, the combination of pre-op functions 114 and 116 and the adder function 112 provides for monadic as well as dyadic addition functions, as well as subtraction, and multiplication and division by two. As will be evident to one of ordinary skill in the art, the ability to shift a prior result and add it to another operand with the carry bit within a single instruction cycle, as provided by the fields 250, 30 252, and 260 in accordance with this invention, is particularly well suited for the multiplication processes that are common in the field of cryptography, and other applications involving the multiplication of multi-word data items.

9

The "destination register" field 270 identifies where the result 111 of the operation at the AU 110 is routed. As noted above, to minimize routing complexity in a preferred embodiment, the fanout of the output 111 of the AU 110 is limited to the registers 130, 140, and to the input register ro 150 associated with the AU 110.

The "update register" field 280 and associated "update register change" field 282 defines yet another parallel operation that can be effected during the processing of the instruction. The update register change field 282 is similar to the addressed register change field 242, in that it can effect an increment or decrement to the update register that is identified by the update register field 280, including a circular pointer increment or decrement operation.

As demonstrated above, the instruction format 201 facilitates the execution of multiple operations in parallel during the execution of a single instruction that utilizes this format to perform a primary function, for example, an arithmetic operation. Alternative instruction formats, identified by the instruction format field 210, provide for other primary functions, while facilitating parallel operations.

The instruction format 202 of FIG. 2 illustrates an example format that is used in a preferred embodiment for a branch or call operation in parallel with other auxiliary operation. As noted above, the fields 212, 214, 230, and 240 are common to all instructions in a preferred embodiment, and as illustrated in FIG. 2, the fields 250, 252, 260, and 262 are common between the formats 201 and 202. Thus, the above referenced operations associated with fields 212, 214, 230, 240, 250, 252, 260 and 262 are performed at the same time that a branch or call operation is performed. As would be apparent to one of ordinary skill in the art, the ability to address, load, and perform an arithmetic operation on an operand in preparation for a branch or call to another routine that will process this operand provides a highly effective and efficient technique for iterative processes, such as commonly used in cryptography and other applications.

The "condition" field 220, and associated "invert condition" field 222, are used to determine which of two subsequent locations will be used to provide the next instruction to be executed. That is, if the condition 220 is in a first state, the program proceeds from a first address, otherwise it proceeds from a second address; the invert condition field 222 determines whether the aforementioned first state corresponds to a "true" or a "false" state. As illustrated in FIG. 2, the condition field 220 in a preferred embodiment utilizes six bits; thereby, up to 64 different conditions can be tested. Of particular note, one of the conditions of field 220 in accordance with this invention includes a data-item-equals-zero condition, and

5

10

15

20

25

10

another condition corresponds to a data-item-equals-one condition. The data-item-equals-zero condition is set to true when each of the data words corresponding to a multiple-word data item equals zero, and the data-item-equals-one condition is set to true when each of the data words corresponding to a multiple-word data item equals zero except the least significant data word, which contains a value of one. Other condition items include the state of particular bits in the scan registers 140, such as the least-significant and most-significant bits of each word stored in the scan registers 140, thereby facilitating efficient multiplication operations of multi-word multiplicands. Other condition items include the status of the address pointers that are used to select the address registers 130, to facilitate the identification of the beginning and end of a multi-word processing operation. As would be evident to one of ordinary skill in the art, providing up to 64 different conditions within a branch or call instruction provides for an efficient and effective means for controlling and optimizing complex iterative operations, such as the multiplication of multi-word operands, as typically performed in cryptographic operations.

The "next instruction" field 290 controls the program flow by controlling the address from which each next instruction is provided to the processing system. FIG. 3 illustrates an example block diagram of a control path architecture 300 for a processing system in accordance with this invention. Each instruction 331 is provided to the processing system from a memory, illustrated in FIG. 3 as a ROM 330. The sequence of instruction-addresses 371 determines the sequence of individual instructions 331 that are provided to the processing system. The instructions 331 are formatted as discussed above with regard to FIG. 2. The program counter 310 contains the current instruction-address 371, and the selectors 340, 350, and 370 and adder 360 determine the address of the next instruction, based on the state of the next instruction field 290, as discussed below.

In a preferred embodiment of this invention, the next instruction field 290 provides for the following determinations of the next instruction:

```
(sequence)
     i)
                     pc \le pc + 1.
                                                                                    (branch to k if)
                     If (cond) Then pc \le k Else pc \le pc + 1.
      ii)
                                                                                    (branch to r0 if)
      iii)
                     If (cond) Then pc \le r0 Else pc \le pc + 1.
                     If (cond) Then pc \le k; push(pc+1) Else pc \le pc + 1.
                                                                                    (call if)
30
     iv)
                     If (cond) Then pc \le pop Else pc \le pc + 1.
                                                                                    (return if)
      v)
                     If (cond) Then pc \le pc + k Else pc \le pc + 1.
                                                                                    (r. branch if)
      vi)
                                                                            (branch if else return)
                     If (cond) Then pc <= k Else pc <= pop.
      vii)
                     If (cond) Then pc \le pc + k Else pc \le pop.
                                                                            (r. branch if else return)
      viii)
```

10

15

20

11

As would be evident to one of ordinary skill in the art, the first nextinstruction-determination i is a sequential step to the next instruction, the program counter, pc, advancing by one. The second and third determinations ii and iii are each a conventional conditioned branch. If the condition is true (or if the condition is false and the "invert condition" field 222 is affirmative), the program counter pc is set to a specified address k, or to a determined address r0 (contained in register r0 150 of FIG. 1); otherwise, it is advanced by one. The fourth determination iii is a conventional conditional call, wherein if the condition is true, the next sequential instruction address, pc+1, is pushed onto the stack 320, and the program counter is set to the specified address k. The fifth determination v is a conventional conditional return, wherein if the condition is true, the prior pushed next sequential address after a call is popped off the stack 320 and placed into the program counter. The sixth determination vi is a conventional relative branch instruction, wherein a constant (positive or negative) is added to the current program counter to determine the address of the next instruction. Note that a single adder 360 handles both the program counter increment operation as well as the calculation of relative branch addresses.

Of particular significance, note the two determinations vii and viii. In accordance with one aspect of this invention, the instruction set includes a "Branch If, Else Return" instruction, wherein if the condition is true, the program branches to the specified or relative address, but if the condition is false, the program returns from a subroutine call by popping the return address off the stack. An "Else Return" construct within a conditional statement is particularly effective and efficient in subroutines that perform iterative operations, wherein the same instruction is used to branch to an address to effect the next iteration or to return when the iterations have been completed. Other variations of techniques for determining a subsequent next instruction will be evident to one of ordinary skill in the art in view of this disclosure.

FIG. 4 illustrates an example block diagram of a processor 400 that represents an effective and efficient structure for providing the features and capabilities discussed above. In the example of FIG. 4, processing circuitry 450 operates in response to a microcode instruction 455 that comprises control bits 455b that control each switch and state device within the processing circuitry 450. That is, for example, the processing circuitry 450 typically comprises a state machine and the microcode instruction 455 provide the input stimuli to this state machine that controls the transition to the next state as well as controlling the production of an output from this state machine. The microcode instruction 455, for example, contains a control bit that will determine whether the selector 160 of FIG. 1 is set to

10

15

20

25

PCT/EP00/12441 WO 01/44900

12

provide the constant k 455a that is also contained in the microcode instruction 455, or the output result 111 of the arithmetic unit AU 110, to the register r0 150. It also contains a set of control bits that determines which address input is selected by the selector 180 to address the RAM 120, a set of control bits that determines the operation performed by the pre-op device 116, a control bit that determines the operation performed by the pre-op device 114, and so on. It will be recognized that the aforementioned fields within the instruction formats 201, 202 correspond substantially to these microcode control bits 455b. That is, in accordance with this aspect of the invention, the fields of the instruction formats 201, 202 are provided that substantially correspond to select elements of a microcode instruction 455 thereby facilitating a direct control of the underlying processing circuitry 450 with minimal overhead.

As illustrated in FIG. 4, the control fields 410 of an instruction 331, the fields other than the format field 210, are provided as input to a format mapper and default device 440 that maps each control field 410 of the instruction 331 to a corresponding control element in the microcode 455. Note that both the constant k 455a and the control bits 455b affect the operation and result provided by the processing circuitry 450, and are included in the definition of a control element of the microcode 455.

The mapper/default device 440 comprises a plurality of selectors 441-449 that route each bit of the control field 410 to a corresponding control bit 455b, depending upon the given format 210 of the instruction 331. That is, for example, in FIG. 2, the different instruction formats 201 and 202 include different fields (242, 280, 282) and (290, 220) in the bit positions 23-31 of the instruction. The mapper/default device 440 routes the different fields from the same bit position of an instruction to different control elements of the microcode instruction, depending upon the format 210 of the instruction 331.

In accordance with another aspect of this invention, the mapper/default device 440 appropriately controls the control elements of the microcode instruction 455 in the absence of a mapped field from the instruction 331, by providing default control values for each control element 455. That is, for example, the example instruction formats 201, 202 do not include a constant field for setting the value of k 455a in the microcode instruction 455. The default interpretation for the absence of a specified constant field in an instruction 331 in a preferred embodiment is a null operation. That is, in the absence of a specified constant value, the value k 455a remains the same. Alternatively, if the instruction contains an affirmative "k-follows" field 212, the next instruction 331 read from the ROM 330 will be mapped completely to the constant k 455a of the microcode instruction 455. (For ease of understanding, the type mapper 430 is illustrated as receiving the format field 210 of the

10

15

20

instruction 331 as a control input only. To support the "k-follows" feature, the type mapper/default device 440 is configured to route the entire instruction 331 to the constant k segment 455a of the microcode instruction 455 whenever the previous instruction contains an affirmative k-follows field 212.)

13

In a preferred embodiment, the output of the multiplexer/selector associated with each control element 455 is dependent upon the content of the format field 210, and the inputs are dependent upon the available default options. For example, as discussed above, one or more format types (not illustrated) of a preferred embodiment contain a constant field that is less than the full width of the instruction word. When these format types are received, the corresponding multiplexers 441-449 are configured to select either a zero value or a signextended value to place in each of the unspecified higher-order bit locations of the constant k 455a. For example, if the constant field in the instruction contains six bits, the upper twentysix bits of the 32-bit constant k 455a may be set to a default value of zero, or to a default value that is equal to the most significant bit of the specified six bits (sign-extended value), depending upon the particular format type. The control bits 455b are also provided default values, in most cases a null operation. The choice of a default value or condition for each control element of the microcode instruction 455 can be any value or condition, but in a preferred embodiment, the default values and conditions are chosen to be those that would be consistent with an assumed value by one of ordinary skill in the art. That is, for example, the zero-ing of higher order bits when a shortened data constant is provided, and the signextension of higher order bits when an address offset is provided, would be assumed to be proper defaults by one of ordinary skill in the art. In like manner, the default condition of the set of control bits corresponding to the next instruction field 290 of format 202 would be assumed to correspond to an advancement of the program counter by one instruction. That is, when an instruction having a format 201 is received, which does not contain a next instruction field 290, the default interpretation module 440 sets the appropriate control elements in the macroinstruction 455 corresponding to the absent field 290 such that the selectors 340, 350, and 370 are set to select the appropriate inputs to effect an increment of the program counter 310, thereby providing a consistent, predictable, and logical effect in the absence of an explicit instruction field.

The foregoing merely illustrates the principles of the invention. It will thus be appreciated that those skilled in the art will be able to devise various arrangements which, although not explicitly described or shown herein, embody the principles of the invention and are thus within its spirit and scope. For example, with regard to conditions that are

5

10

15

20

25

14

determined based on multiple words of a data item, a condition element can be defined that identifies the most-significant non-zero word in a data item, to facilitate the control of multiword operations such as multiplication and addition. Other techniques for minimizing the complexity of the illustrated design are also feasible. For example, the indirect address pointer, IDA 185 in FIG. 1, can be a predetermined address, such as address 0, of the RAM 120, so as to minimize the circuitry and time required to access an indirect address. In like manner, the data items that are addressed by the address registers 130 may be constrained to lie within a specified area of the memory 120, so that the registers 120 can be of the minimum width required to span the addresses within this specified area, using for example an offset base address, rather than a width required to span the entire memory 120. Also, although the principles presented herein are particularly well suited for cryptography applications, the techniques and structures presented in this disclosure can be applied to processing systems that are customized for other applications, particularly those that utilize wide data-items and/or employ relatively simple but repetitive operations. In like manner, although the example embodiments are illustrated herein in a minimalist form, to achieve a low production cost, additional capabilities can be added to improve performance or to ease the programming task. The examples provided in the figures are presented for illustration purposes. For example, a single port RAM 120 is illustrated in FIG. 1, which provides for a minimal routing and interconnect area for addressing the RAM 120. A multiport RAM, such as a two or three port RAM, and an associated format type to accommodate the multiple addressing capabilities, would provide for multiple memory accesses in the same instruction cycle, a preset of memory addresses before the memory access, and so on, by employing the principles presented above. Other system configuration, application, and optimization techniques will be evident to one of ordinary skill in the art, in view of this invention, and are within the spirit and scope of the following claims.

10

15

20

15

CLAIMS:

1. A processing system comprising:

a processor (100, 300, 400) that is configured to execute program instructions (331) contained in a memory (330),

the processor (100, 300, 400) including:

a program counter (310) that is configured to contain a next-instruction-address (371), and

a stack (320) that is configured to contain at least one return address corresponding to an execution of a subroutine call instruction,

the program instructions (331) including:

a branch-else-return instruction that causes the processor (100, 300, 400) to:

place a branch-address into the program counter (310) as the next-instructionaddress (371) if an associated branch condition is in a first state, and,

place the at least one return-address into the program counter (310) as the next-instruction-address (371) if the associated branch condition is in a second state.

15

5

2. A processing system comprising:

a processor (100, 300, 400) that is configured to execute program instructions (331) that relate to data-items that occupy multiple words in a memory (120), the processor (100, 300, 400) comprising:

20 a status register (118) that includes status flags,
the status flags including at least one flag that is dependent upon
corresponding multiple words of a select data-item.

3. The processing system of claim 2, wherein

the at least one flag includes at least one of:

a data-zero flag that indicates that each word of the multiple words forming the select data-item contains a zero value,

WO 01/44900

5

10

15

20

PCT/EP00/12441

16

a data-one flag that indicates that each word of the multiple words forming the select data-item contains a zero value except a least-significant word of the multiple words forming the current data-item, and this least-significant word contains a value of one, and a data-highest flag that identifies a most significant non-zero word of the multiple words forming the select data item.

4. A processing system comprising:

a processor (100, 300, 400) that is configured to execute a current instruction (331) from an instruction register (410), and

an operand register (150) that is configured to provide an operand for processing by the processor (100, 300, 400) in dependence upon the current instruction (331); and

wherein

the current instruction (331) includes a constant-follows flag (212), and the processor (100, 300, 400) is configured to:

load a subsequent word into the operand register (150) when the constantfollows flag (212) of the current instruction (331) contains a first value, and

load the subsequent word into the instruction register (410) at a next processor cycle when the constant-follows flag (212) of the current instruction (331) contains a second value.

- 5. A processing system comprising:
 a processor (100, 300, 400) that is configured to execute program instructions
 (331),
- a memory (120) that is configured to contain operands, each operand having a corresponding operand address in the memory (120) and

at least one address register (130) that is configured to contain an operand address; and

wherein

- ach of the at least one address registers (130) is configured to:
 receive the operand address from the processor (100, 300, 400), and
 provide the operand address as an addressing input to the memory (120) only.
 - 6. The processing system as claimed in claim 5, wherein

17

the operand address lies within an operand-address-range, and each of the at least one address registers (130) is sized to be a minimum size required to contain a span of the operand-address-range.

- 5 7. The processing system of claim 5, wherein at least one instruction of the program instructions (331) effects a modification of at least two address registers upon execution of the at least one instruction.
- 8. The processing system of claim 5, wherein
 the processor (100, 300, 400) is further configured to provide an address-zero flag that is asserted when the operand address is zero,

the operand-address corresponds to a counting index, and
the at least one address register (130) is further configured to decrement the
operand address in response to a decrement command from the processor (100, 300, 400),
thereby providing a counting operation based on the counting index.

- 9. The processing system as claimed in claim 5, wherein:
 the operand address lies within an operand-address-range having a loweraddress and an upper-address, and
- the program instructions (331) include at least one of:

 a circular-increment instruction that
 increments the operand-address in the at least one address register (130), and
 resets the operand-address in the at least one address register (130) to
 correspond to the lower-address when the operand-address in the at least one address register

 (130) is greater than the upper-address,

a circular-decrement instruction that
decrements the operand-address in the at least one address register (130), and
resets the operand-address in the at least one address register (130) to
correspond to the upper-address when the operand-address in the at least one address register
(130) is less than the lower-address,

thereby constraining the operand-address in the at least one address register (130) to lie within the operand-address-range.

10. The processing system as claimed in claim 9, further including

30

0.1.0

at least one condition flag (118) that is associated with at least one of: the operand-address equaling the lower-address, and the operand-address equaling the upper-address.

18

5 11. A processing system comprising:

a processor (100, 300, 400) that is configured to execute program instructions

(331),

15

25

30

a memory (120) that is configured to contain operands, each operand having a corresponding operand address in the memory (120),

10 wherein

the processor (100, 300, 400) includes an arithmetic-unit (112), and

the arithmetic-unit (112) is

operably coupled to the memory (120) such that the arithmetic-unit (112) receives a first operand from the memory (120) only,

is further configured to receive a second operand (161) from one only of the following: an output of the arithmetic-unit (112), and a constant, and

is further configured to produce the output based on at least one of the first operand and the second operand (161).

20 12. The processing system of claim 11, wherein the arithmetic-unit (112) includes only:

an adder having a first input and a second input that provides the output of the arithmetic-unit (112) corresponding to an arithmetic sum of the first input and the second input;

a first-operand selector that is configured to form the first input as one of:

the first operand, and

a zero value;

a second-operand selector that is configured to form the second input as one

of:

the second operand (161),

an inversion of the second operand (161),

a shift of the second operand (161), and

a zero value.

13. A processing system comprising:

a processor (100, 300, 400) that is configured to execute program instructions (331),

19

each instruction of the program instructions (331) being formatted in accordance with a format-type of a plurality of format types (201, 202),

wherein

each format type of the plurality of format types (201, 202) comprises a plurality of fields (210-290) that each facilitates an operation that is to be performed in parallel with the execution of each program instruction.

10

- 14. The processing system of claim 13, wherein a substantial majority (212, 214, 230, 240, 250, 252, 260) of the plurality of fields (210-290) of at least one format type (201) is common to a corresponding majority (212, 214, 230, 240, 250, 252, 260) of the plurality of fields (210-290) of at least another format type (202).
- 15. The processing system of claim 13, wherein
 a substantial majority of the plurality of fields (210-290) in each format type
 corresponds to control elements of a microinstruction (455) that controls the operation of
 switches (160, 170, 180) and state devices (150, 310, 320) within the processor (100, 300,
 400).
 - 16. The processing system of claim 13, wherein the processor (100, 300, 400) comprises:
- a state machine (450) that executes each instruction based on a microinstruction (455) corresponding to each instruction,
 - a format mapper (430) that associates each control field (410) of each instruction to an associated control element in the microinstruction (455), in dependence upon the format type (210) of the instruction, and
- a default interpretation module (440) that provides a default condition to other control elements of the microinstruction (455) that are not associated with each instruction.
 - 17. The processing system of claim 16, wherein the default condition is also dependent upon at least one of:

WO 01/44900

5

10

25

PCT/EP00/12441

20

the format type (210) of the instruction, and at least one control field of the instruction.

18. The processing system of claim 16, wherein the default condition includes at least one of:

a load-zero condition that is configured to set at least one of the other control elements to a zero value,

a null condition that is configured to leave at least one of the other control elements unaffected,

a load-bit condition that is configured to set at least one of the other control elements to a value contained in the instruction, and

an increment condition that is configured to increment a value associated with at least one of the other control elements.

15 19. The processing system of claim 13, further comprising
a memory (120) having an external data-in port (187) and an external data-out
port (186) that are configured to facilitate a storage and retrieval of data-items to and from
the memory (120), and

wherein

at least one field of the plurality of fields (210-290) includes an address-select field (240),

the address-select field (240) facilitates a selection of an external address-port (188) that is configured to provide another processor direct access to locations in the memory (120) that are addressed by the external address-port (188) for storing and retrieving data items via the external data-in (187) and data-out ports (186).

- 20. The processing system of claim 13, further comprising: a plurality of storage elements (120, 130, 140), and wherein
- at least two fields (270, 280) of the plurality of fields (210-290) are associated with an identification of at least two storage elements of the plurality of storage elements (120, 130, 140), and

PCT/EP00/12441 WO 01/44900

21

at least one instruction of the program instructions (331) facilitates a parallel modification of the at least two storage elements upon execution of the at least one instruction.

BNSDOCID: <WO _____0144900A2_I_>

WO 01/44900

PCT/EP00/12441




FIG. 1

WO 01/44900

PCT/EP00/12441




FIG. 2




FIG. 3

WO 01/44900

PCT/EP00/12441




FIG. 4

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 21 June 2001 (21.06.2001)

PCT

(10) International Publication Number WO 01/044900 A3

(51) International Patent Classification7:

- PCT/EP00/12441 (21) International Application Number:
- (22) International Filing Date: 7 December 2000 (07.12.2000)
- (25) Filing Language:

English

G06F 9/32

(26) Publication Language:

English

(30) Priority Data: 09/466,392

17 December 1999 (17.12.1999) US

(71) Applicant: KONINKLIJKE PHILIPS ELECTRON-ICS N.V. [NL/NL]: Groenewoudseweg 1, NL-5621 BA

DAGHER, Antoine, E.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

- (74) Agent: DE JONG, Durk, J.: Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (81) Designated States (national): JP. KR.
- (84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

Published:

with international search report

Eindhoven (NL).


(72) Inventors: FLEMING, George, S.; Prof. Holstlaan

6, NL-5656 AA Eindhoven (NL). OSTLER, Farrell, L.; Prof. Holstiaan 6, NL-5656 AA Eindhoven (NL).

(88) Date of publication of the international search report:

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazeue.

(54) Title: BRANCH-ELSE-RETURN INSTRUCTION



(57) Abstract: A processor architecture and instruction set is provided that is particularly well suited for cryptographic processing.

A variety of techniques are employed to minimize the complexity of the design and to minimize the complexity of the incomplexity of the design and to minimize the complexity of the incomplexity of the design and to minimize the complexity of the incomplexity of the design and to minimize the complexity of the incomplexity of the design and to minimize the complexity of the incomplexity of the design and to minimize the complexity of the design and the tions within the device, thereby reducing the surface area required, and associated costs. A variety of techniques are also employed to ease the task of programming the processor for cryptographic processes, and to optimize the efficiency of instructions that are expected to be commonly used in the programming of such processes. In a preferred low-cost embodiment, a single-port random-access memory (RAM) is used for operand storage, few data busses and registers are used in the data-path, and the instruction set is optimized for parallel operations within instructions. Because cryptographic processes are characterized by operations on wide data items, particular emphasis is placed on the efficient processing of multi-word operations, including the use of constants having the same width as an instruction word. A simplified arithmetic unit is provided that efficiently supports the functions typically required for cryptographic operations with minimal overhead. A microcode-mapped instruction set is utilized in a preferred embodiment to facilitate multiple parallel operations in each instruction cycle and to provide direct processing control with minimal overhead.

	INT RNATIONAL SEARCH	REPORT		
			Internu unal Ap	
			PCT/EP 0	0/12441
A. CLASSI IPC 7	FICATION OF SUBJECT MATTER G06F9/32			
According to	nternational Patent Classification (IPC) or to both national classification	cation and IPC		
	SEARCHED			
IPC 7	cumentation searched (classification system followed by classifica G06F			
Documental	tion searched other than minimum documentation to the extent that	such documents are in	icluded in the lields se	earched
Electronic d	ata base consulted during the international search (name of data b	ase and, where practic	al, search terms used)
EPO-In	ternal			
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT			
Category *	Citation of document, with indication, where appropriate, of the re	elevant passages		Relevant to claim No.
x	US 5 161 247 A (WAKABAYASHI TAKA 3 November 1992 (1992-11-03) column 14, line 64 -column 15,			1
A	WO 99 26135 A (ADVANCED MICRO DE 27 May 1999 (1999-05-27) page 15, line 33 -page 16, line			1 .
A	US 5 539 888 A (BYERS LARRY L 123 July 1996 (1996-07-23) column 11, line 28 -column 12,			1
Furt	ther documents are listed in the continuation of box C.	X Patent fam	ly members are listed	in annex.
*Special categories of cited documents: "A" document defining the general state of the an which is not considered to be of particular relevance "A" document defining the general state of the an which is not cited to understand the properties of			and not in conflict with and the principle or th	the application but sory underlying the
"E" earlier document but published on or after the International "X" document of particular relevance; the cannot be considered novel or cannot			be considered to	
"L" docum which citatio	ent which may throw doubts on oriority claim(s) or is cited to establish the publication date of another on or other special reason (as specified)	involve an inve	ntive step when the do ticular relevance; the o	cument is taken alone laimed invention ventive step when the
other	ent referring to an oral disclosure, use, exhibition or means enter the interest of the interest published prior to the international filling date but	ments, such co in the art.	mbination being obvio	us to a person skilled
later t	than the priority date claimed		per of the same patent	
1	actual completion of the international search 22 August 2001		of the International sea 22 Jan 20	
		Authorized office	or	
Name and	mailing address of the ISA European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo rd. Fax: (+31-70) 340-3016	Morai		

Form PCT/ISA/210 (second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

tion of the first term of the street of the

International application No. PCT/EP 00/12441

Box I Observations where certain claims were found unsearchable (Continu	ation of item 1 of first sheet)
This International Search Report has not been established in respect of certain claims under A	article 17(2)(a) for the following reasons:
Claims Nos.: because they relate to subject matter not required to be searched by this Authority, not required to be searched by the searc	amely:
Claims Nos.: because they relate to parts of the International Application that do not comply with the an extent that no meaningful International Search can be carried out, specifically:	ne prescribed requirements to such
Claims Nos.: because they are dependent claims and are not drafted in accordance with the second.	
Box II Observations where unity of Invention is lacking (Continuation of item	2 of first sheet)
This International Searching Authority found multiple inventions in this international application	n, as follows:
see additional sheet	
As all required additional search fees were timely paid by the applicant, this International searchable claims.	ional Search Report covers all
As all searchable claims could be searched without effort justifying an additional feed of any additional fee.	this Authority did not invite payment
As only some of the required additional search fees were timely paid by the applican covers only those claims for which fees were paid, specifically claims Nos.:	nt, this International Search Report
No required additional search fees were timely paid by the applicant. Consequently, restricted to the invention first mentioned in the claims; it is covered by claims Nos.: 1	this International Search Report is
Remark on Frotest	e accompanied by the applicant's protest. ayment of additional search fees.

Form PCT/ISA/210 (continuation of first sheet (1)) (July 1998)

International Application No. PCT/EP 00/12441

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

This International Searching Authority found multiple (groups of) inventions in this international application, as follows:

1. Claim : 1

Branch-else-return instruction

2. Claims: 2-10

Multigauge processor with status register

3. Claims: 11,12

Arithmetic Unit

4. Claims: 13-20

Formatted program instructions

INT RNATIONAL SEARCH REPORT

Information on patent family members

Interna....nal Application No PCT/EP 00/12441

JP 2162914 A 22-06-1996	Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 9926135 A 27-05-1999 US 6167506 A 26-12-2000 DE 69802562 D 20-12-2000 EP 1031075 A 30-08-2000 JP 2001523854 T 27-11-2000 US 6134649 A 17-10-2000 WO 9926132 A 27-05-1990 US 6199154 B 06-03-2000 US 6256728 B 03-07-2000 US 6112293 A 29-08-2000 US 6219784 B 17-04-2000 US 6219784 B 17-04-2000	US 5161247 A	03-11-1992	JP 2162914 A JP 6083019 B JP 2163862 A JP 2577071 B JP 2181870 A JP 2187829 A JP 2189087 A CA 1311063 A DE 68927798 D EP 0373291 A EP 0666532 A EP 0666532 A EP 0666533 A KR 9210933 B US 5421023 A US 5504916 A US 5388236 A	10-08-1995 22-06-1990 19-10-1994 25-06-1990 29-01-1997 16-07-1990 24-07-1990 25-07-1990 01-12-1992 03-04-1997 20-06-1990 09-08-1995 30-08-1995 24-12-1992 30-05-1995 02-04-1996 07-02-1995
	WO 9926135 A	27-05-1999	US 6167506 A DE 69802562 D EP 1031075 A EP 1031074 A JP 2001523854 T US 6134649 A WO 9926132 A US 6199154 B US 6256728 B US 6112293 A US 6219784 B	26-12-2000 20-12-2001 30-08-2000 30-08-2000 27-11-2001 17-10-2000 27-05-1999 06-03-2001 03-07-2001 29-08-2000 17-04-2001 30-05-2000
US 5539888 A 23-07-1996 NONE	US 5539888 A	23-07-1996		

Form PCT/ISA/210 (patent family annex) (July 1992)